Functional verification is a crucial step in hardware design, but it can be time-consuming. While most use simulation, formal verification is a promising method that thoroughly explores design possibilities. This tutorial introduces basic concepts and a method that combines formal techniques with simulation. The researchers demonstrate this approach using a UART hardware design as an example.