Computer Science
6 years ago

New high-speed multiplier design revolutionizes computer performance with lightning-fast calculations!

International journal of advance research, ideas and innovations in technology
Design of high-speed multiplier by using carry select adder
Sai Bhavya, Mahesh Kumar

Paper Summary

A new high-speed multiplier was designed using a carry select adder. This adder is used in computers to perform addition and multiplication faster. By using this new design, the delay in calculations is significantly reduced compared to other types of adders. The researchers wrote the code in VHDL and Verilog and tested the design in Xilinx ISE 14.1.

Related papers

Theme background image
Computer Science
4 years ago

New Adder Designs Boost Computing Speed and Performance Across Systems

Parallel Computing
Low-Power VLSI
Theme background image
Engineering
5 years ago

Revolutionizing digital systems with faster, more efficient carry look ahead adders!

Low-Power VLSI
Parallel Computing
FPGA Design
1 view
Theme background image
Engineering
5 years ago

New Adder Design Boosts Speed and Efficiency in Digital Processors

Embedded Systems
Reconfigurable Computing
1 view