Computer Science
5 years ago

New verification method ensures efficient and bug-free image processing technology.

International Journal of VLSI Design & Communication Systems
Generic System Verilog Universal Verification Methodology Based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPS/SOCS
Abhishek Jain

Paper Summary

Related papers

Theme background image
Computer Science
2 years ago

New verification method ensures efficient testing of image processing chips.

VLSI Testing
Failure Analysis
Hardware Security
1 view
Theme background image
Engineering
3 years ago

New UVM Platform Ensures 100% Correctness of DMA Functions

Embedded Systems
Intelligent Monitoring
Theme background image
Engineering
4 years ago

Revolutionize verification process with formal method, saving time and resources!

Safety Assurance
Formal Methods
Real-Time Simulation

A new verification method was developed to efficiently test Image Signal Processing chips. The method uses a standard approach to catch bugs early in the design process. By reusing components and test sequences, the method ensures thorough testing at both the chip and system levels. This approach simplifies the testing process and can be applied to other types of chips as well.