Formal verification is a method used to check for design issues and speed up the verification process of electronic systems. It is easier to use than traditional simulation methods and can reduce the time needed for verification. By using assertion-based verification, the researchers were able to test a device under formal verification and compare it to traditional simulation methods.