Computer Science
2 years ago

New verification method ensures efficient testing of image processing chips.

arXiv (Cornell University)
Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs
Abhishek Jain, Giuseppe Bonanno, Hima Gupta, Ajay Goyal

Paper Summary

Related papers

Theme background image
Computer Science
2 years ago

New verification method ensures efficient testing of image processing chips.

VLSI Testing
Failure Analysis
Hardware Security
1 view
Theme background image
Computer Science
4 years ago

Cutting-edge analysis slashes verification time, ensuring safe system execution.

Formal Methods
Software Testing
Software Reliability
Theme background image
Computer Science
5 years ago

New verification method ensures efficient and bug-free image processing technology.

VLSI Testing
Fault Tolerance
Failure Analysis

The researchers developed a new method to efficiently test Image Signal Processing technologies. They created a single, standardized system that can be used for testing different parts of the technology, from small components to the whole system. By reusing existing testing components, they were able to catch bugs earlier in the design process and save time. This new approach helps ensure that the technology works correctly and meets quality standards.